我试图运行该代码,它是给这些错误: 语法错误附近的“总是” 语法错误附近“endmodule”语法错误Verilog代码
我不明白什么这是错误的码。这里是代码:
module fortran_v2(
input clk
);
parameter N=8;
parameter M=6;
parameter size=1000;
reg [N-1:0] A [0:size-1];
reg [N-1:0] B [0:size-1];
reg [M-1:0] C [0:size-1];
reg [M-1:0] D [0:size-1];
reg [15:0] k=0;
integer open_file;
initial begin
open_file= $fopen("output.txt","w");
end
always @ (posedge clk) begin
if(k<1000)
k<=k+1;
else
k<=1000;
end
always @ (posedge clk) begin
if(k<1000) begin
A[k]<=$random;
B[k]<=$random;
end
always @ (posedge clk) begin
if (k<1000) begin
C[k]<=A[k]*B[k] +5;
D[k]<=A[k]+B[k] -5;
$fwrite(open_file,"A[%d",k,"]",A[k],"B[%d",k,"]",B[k],"C[%d",k,"]",C[k],"D[%d",k,"]",D[k]);
end
else
A[k]=0;
end
endmodule
糟糕!快点总是担心:( – 2014-12-07 10:04:28